Abstract-The cell-to-module efficiency gap observed in a-Si/cSi heterojunction solar cells is a key challenge to the broad adoption of this technology. To systematically address this issue, we describe an end-to-end modeling framework to explore the implications of process and device variations at the module level. First, a process model is developed to connect the a-Si deposition parameters to the material properties. Next, a physics-based device model is presented; the model uses the thermionic emission/diffusion theory to capture the essential features of photocurrent and diode injection current. Using the process and device models, the effects of process conditions on cell performance are explored. Finally, the performance of the module, as a function of device and process parameters, is explored to establish the cell-to-module efficiency gap. The insights developed through this process-to-module modeling framework will help close the cell-to-module efficiency gap of this commercially promising technology.
atively insensitive to the operating temperature [6] [7] [8] . Furthermore, large-scale commercialization of the technology appears promising, because, rigorous cost calculations [9] project a module cost of ∼$0.5/W p (comparable with c-Si); indeed, the price may drop further to $0.3/W p with design improvements [10] . In addition, improvements such as the use of new carrier collectors [11] , [12] , transparent conducting oxide (TCO) materials [13] , c-Si surface engineering [14] , bifacial configuration [15] , [16] , IBC configuration [4] , [5] , [17] , local heterojunction (HJ) contacts [18] , silicon HJ tandems [19] [20] [21] [22] , and bifacialtandem configuration [23] have all been proposed toward this goal. These improvements need to be translated to the module performance for the large-scale commercialization of this technology.
Although high efficiencies are demonstrated at the cell level, the sensitivity to process variations is a persistent concern for the module efficiency and, hence, for the prospect of large-scale deployment [8] . This adds to the other variability concerns related to module performance, namely, losses due to series resistance and dead area. There are a large number of device-related parameters, such as c-Si wafer quality, a-Si film properties, TCO properties, contacts, etc., which affect the ultimate performance of cell and the module. The connection between the key process parameters, the HJ device characteristics, and the module parameters can help establish the ultimate performance limit and the long-term commercial viability of the photovoltaic (PV) technology. It requires careful and self-consistent modeling and optimization at the process, device, and module levels to reduce the cell-to-module efficiency gap (Δ). Here, we define the idealized cell-to-module efficiency gap (Δ) as the (absolute) efficiency loss between an idealized cell efficiency (that can be achieved for optimized process conditions, excluding the resistance and shunt losses) and the ultimate module efficiency (including the dead-area loss, etc.) ready for deployment.
The optimization at each level (process, device, and module) required to reduce Δ solely based on trial-and-error experiments, or first principle numerical simulation, can be impractical. Instead, one may adopt the multiscale end-to-end modeling methodology previously demonstrated for organic photovoltaics [24] and CdTe solar cells [25] . The approach must be adapted for SHJ technology so that one can describe the details of process conditions, capture the essence of HJ-limited carrier transport [26] , and simulate the effects of module configuration, fundamentally different than those used for thin-film PV. Ideally, a compact modeling approach that captures the essential features of the process conditions, HJ transport, and the module offers an efficient way to study the connection between the process, device, and module parameters and can help unravel the origin of Δ. With several companies entering the production phase of this technology, a systematic approach to analyze the contributions to Δ can be crucial to improve the module efficiencies to >20%.
In this paper, we consider the impact of a subset of process parameters (specifically, those that affect a-Si film quality) on the ultimate cell-to-module efficiency gap of the SHJ technology. Using these process parameters, our goals are 1) to demonstrate the viability of an end-to-end modeling if the process parameters are specified; and 2) even if the other factors are presumed perfect, a significant cell-to-module gap persists, which is attributed to a-Si:H deposition alone. The end-to-end modeling approach can be beneficial for rapid technology prototyping and quality control. We focus on the specific technology and subset of process parameter purely as an illustrative example.
The variation in a-Si film properties can be due to the process variations in deposition pressure (P p ), temperature (T p ), plasma power density (W ), [B 2 H 6 ]/[SiH 4 ] (R g ), deposition time (t dep ) during the deposition of the a-Si film [see Fig. 1(a) ]. This can lead to variation in the bandgap (E G ), the average Fermi level in doped the a-Si emitter ( E f p − E V ), the film thickness of i-layer (t i ) and p-layer (t p ), and the attenuation coefficient (k) [see Fig. 1(b) ], which eventually dictate the variation in diode (J Diode ) and photocurrent (J Pho ) characteristics of individual cells, and, finally, the module efficiency (η) [27] . This cell-tocell variation can be one of the main sources of cell-to-module efficiency gap (Δ).
In this paper, we establish the correlation among the key a-Si deposition process parameters (P p , T p , W, R g , t dep ), the front a-Si film parameters (E G , E f p , t i , t p , k), the HJ device characteristics (J Diode , J Pho ), and the module parameters (η, Δ). First, we will present a semiempirical process model along with its influence on the a-Si film properties. Next, we will develop a physics-based HJ device model to study the influence of process parameters on the device performance. Finally, we will describe the module model and study the influence of process/shunt parameters, resistance, dead area loss, and cell sorting on the cellto-module efficiency gap of SHJ technology. This study may also serve as an illustrative example for process-to-module optimization flow for other PV technologies.
II. AMORPHOUS SILICON PROCESS MODEL
The deposition of a-Si, on the c-Si wafer can introduce significant process variations, which can ultimately impact the cellto-module efficiency gap. For example, a small change in T p or P p may significantly affect the a-Si/c-Si band-offset (ΔE V ) [see Fig. 1(b) ], which, in turn, reduces collection efficiency and the fill factor (FF) [27] . Both the front and back a-Si layers can impact the performance of the cell; however, in good-quality cells, the impact of front a-Si layer is dominant. Below, we describe a a-Si process model that can predict the film properties (E G , E f p , t i , t p , k) based on the a-Si deposition conditions (P p , T p , W, R g , t dep ).
A. Process Compact Model
The mechanism of a-Si film growth and the evolution of microstructure during plasma-enhanced chemical vapor deposition (PECVD) are reasonably well understood [28] . There is experimental evidence that the film properties depend on a fundamental plasma parameter known as "silane depletion fraction" (SDF), which measures the reduction of silane partial pressure due to dissociation of plasma [29] . The SDF is, in turn, controlled by the deposition conditions, such as P p , T p , W of the plasma, as discussed in [30] . The basic physics of a-Si growth has been proven to be accurate even for a-Si deposition during the fabrication of SHJ solar cells [31] .
It is important to note that the exact dependences of process parameters on the film properties can differ significantly from one deposition tool to another; hence, the intent here is not to provide an exact model of all PECVD deposition of a-Si, but rather to explore the complex influences of different parameters in the a-Si deposition on the module efficiencies. One has to calibrate this process model to the exact PECVD deposition tool before proceeding to the device and module analysis presented in this study.
Here, we utilize the large amount of previous work [32] [33] [34] [35] [36] [37] to develop the empirical relationships for the process model. For example, we know empirically that the bandgap depends strongly on the ion momentum [38] . Since the ion momentum depends on pressure and power, we can define a model that correlates bandgap with these variables. Temperature is expressed a secondary influence, which is then incorporated as a modification of the base bandgap calculation [33] [34] [35] . Doping does not have a strong influence on bandgap [39] ; therefore, it is neglected for bandgap calculation. This systematic/hierarchical approach allows us to compute film properties over a large deposition space without requiring a prohibitive number of test depositions. For a specific PECVD system, the accuracy can be improved by increasing the number of test samples.
The modeling of the a-Si material deposition processparameter relationships begins with the establishment of a baseline process condition. Here, we use a fixed T P = 200
• C, and
. Experimental films at this condition for a variety of pressures ranging from 200 to 1000 mTorr were deposited, with material properties such as E G [see Fig. 2(a) ], stress, thickness, and density measured. Details of the process have been reported previously [38] .
As discussed in [38] and [40] , with the increase in P p , the Hydrogen content in the a-Si film increases, which, in turn, increases the E G of the a-Si film, as shown in Fig. 2(a) . Additional films with varying W were deposited, allowing a 2-D interpolation between the power-pressure space to be made for the material properties. Pressure was chosen as the key control variable, as it was previously determined to have the largest influence on film parameters, over a reasonable deposition range.
The influences of deposition temperature were determined both experimentally for select conditions, as well as modeled from relationships reported in the literature [32] . Then, they were extrapolated as deviations from the base conditions in order to obtain predictions of E G [33] [34] [35] , k (measured at λ = 633 nm), t p , and t i [37] . Similarly, dopant gas incorporation ([B 2 H 6 ]/[SiH 4 ] = R g ) was modeled using data from the literature [36] to set the Fermi level in p-doped a-Si layer E f p [see Fig. 2(b) ]. For example, for a simulated deposition at P p = 800 mTorr, T p = 150
• C and R g = 0.01, the standard deposition properties at T p = 200°C with pure silane are first calculated for P p = 800 mTorr and then shifted with the predicted modifications for both T p = 150
• C and R g = 0.01. In addition to the process parameters used in developing the model, hydrogen dilution can be an important factor in controlling the bandgap of the film. In general, hydrogen incorporation is a complex phenomenon, as hydrogen dilution may increase or decrease the hydrogen content of the produced films, depending on the deposition regime of the PECVD plasma. Therefore, in this initial study, we simplified the model by not treating hydrogen dilution as an explicit parameter, even though the hydrogen contents do vary substantially (from ∼ 1.5 × 10 21 to ∼ 1.5 × 10 22 cm −3 ) as the deposition pressure varies (from 100 to 2000 mTorr); see [38] for additional details.
Although the parameterized model for film properties depends on the details of the reactor/plasma, as well as the process variables considered explicitly, our approach of parameterization of the growth kinetics in terms of dominant process variables (and using the information within an end-to-end modeling framework) should be broadly useful; indeed, the model can be generalized to include additional parameters (e.g., hydrogen dilution) once sufficient empirical data are available.
B. Influence of Process Parameters
Here, we present the process condition dependence of key a-Si film properties, such as E G , E f p − E V and t i , k. As an illustration, we present these parameter variations as a function of the deposition pressure (P p ) for various temperatures
• C); see Fig. 3 for a p-doped a-Si layer. The other input parameters are: silane flow rate (F = 55 sccm), W = 110 mW · cm −2 , deposition time (t dep = 20 s), and dopant gas ratio (R g = 0.01). As mentioned in Section II-A, the dopant gas ratio only effects the Fermi-level position (E f p − E V ). Hence, E G and k are assumed to be the same as that of an intrinsic a-Si layer deposited at the above conditions with R g = 0. While T p and P p are the only process parameters shown here, this general procedure would allow one to calculate the influence of any combination of process parameters (P p , T p , W, R g , t dep ) of the simulated material.
III. HETEROJUNCTION DEVICE MODEL
In this section, we analyze the influence of process parameters on the efficiency of the SHJ cell. As mentioned in Section I, the properties of the a-Si/c-Si HJ cause several nonideal effects even in good-quality cells, thereby degrading their efficiencies. The nonideal features in the experimental I-V characteristics, such as the failure of superposition between the light and the dark I-V, the injection limited transport in diode current (J Diode ) [26] , and the occurrence of S-type curve in photocurrent (J Pho ) [26] , [41] , are all attributed to the presence of large ΔE V and low emitter doping. These nonideal features are well understood and modeled using numerical simulations [see Fig. 4 (a) and (c)] [26] , [41] and semiempirical modeling [42] , [43] . However, these models cannot be scaled from the process level to the module level because, they do not account for the physical cell-parameters explicitly, nor are they computationally efficient. Hence, we need to develop a physics-based compact model to capture the distinctive features of I-V characteristics (J Diode , J Pho ) and relate it to the a-Si and HJ properties, such as ΔE V , E f p , t i , k, N I T . Using this compact model, along with the process model described in Section II, we can explore the process sensitivity of cell-level performance parameters.
A. Device Compact Model
The standard two-diode model that is typically used to model a standard c-Si solar cell cannot be translated directly to SHJ cell due to the inherent complexity of the carrier transport in SHJ cells. Hence, to develop the device model, we need to model the two current components J Pho and J Diode separately. Here, J Pho is the current component due to the photogenerated carriers, and J Diode is the current component from the contact injected carriers (see [44] for details). The total current is given by J tot = J Pho + J Diode . Ideally, both J Pho and J Diode are dependent on [48] and compact model (−), indicating the current saturation (marked in green) for (a) voltages > 0.5 V for low-quality sample and (b) > 0.7 V for high-quality samples. The corresponding J P ho also indicates the expected shift in rollover voltage (marked in green) for (c) low-and (d) high-quality samples [26] .
the generation rate (G) and applied bias (V ), as described in [26] and [44] . However, for the compact model, we focus on the major contributions for SHJ cell, which are J Pho (G, V ) and J Diode (V ). To capture the above-mentioned features, J Pho and J Diode are modeled using diffusion-thermionic emission theory [45] . The mathematical formulation is discussed in Appendixes A and B. Here, we present the final expression for J Pho , given by
where N cSi is the effective rate of carriers generated per unit area inside the quasi-neutral c-Si layer, dependent on the aSi (t i , t p ) and c-Si quasi-neutral region and the corresponding k values (see Appendix B); s b is the surface recombination velocity at the back interface; and s D is the diffusion velocity in c-Si quasi-neutral region given by
, where D h is the diffusion coefficient for holes, W c is the thickness of the quasi-neutral region, and L p is the hole diffusion length in c-Si. The s f l is the emission-diffusion velocity in a-Si under light given by Similarly, the minority carrier current J Diode is given by
Here, n ic is the intrinsic carrier concentration in the absorber layer, Furthermore, an external series resistance R series accounts for voltage drop along the metal grid (Fig. 6(c) ). And, the shunt conductance (G Shunt ) is modeled as an extrinsic parameter using the following relation [46] , [47] :
where G 1Sh accounts for ohmic transport, and G 2Sh accounts for the space-charge limited transport.
A close match between the experimental (obtained from [48] ) and the compact model is presented in Fig. 4 for two samples with low and high FFs. The device parameters extracted by fitting the experimental data to the compact model are presented in Table IV in the Appendix. For the low-FF device, the compact model accurately captures the effect of current saturation of J Diode at high voltages, which is due to injection-limited transport in HJ [see Fig. 4(a) ] [26] . Furthermore, it also accounts for the S-type curve of J Pho below V OC , which is due to the HJ barrier for minority carrier collection [see Fig. 4 (c)] [26] . As expected, these correlated nonidealities in dark and light I-V are not present in the high-FF cell [see Fig. 4 (b) and (d)] [26] . This indicates that the compact model can capture the essential features of dark and light I-V accurately. Finally, we benchmark the compact model against numerical simulations [44] , [49] ; these results are presented in Appendix C.
B. Influence of a-Si Process Parameters
As described in Section III-A, the four key a-Si film/HJ parameters that significantly affect the performance of the SHJ cell are ΔE V , N cSi , E f p , and N I T . On the other hand, the a-Si process model discussed in Section II-A provides the following five a-Si film properties as its output (E G , E f p , t i , t p , k). To map these five a-Si film parameters to the four device parameters, we first note that E f p is obtained directly. The other three parameters (ΔE V , N cSi , and N I T ) are obtained as follows.
Using E G , we can estimate
where χ is electron affinity of intrinsic a-Si, and χ c and E Gc are the electron affinity and bandgap of c-Si and are obtained from the literature [27] . Note that the conduction band offset (ΔE C ) is determined by χ and χ c , and it does not play a significant role in minority carrier (hole) collection in the operating bias range [26] . Using t i , t p , and k, the effective generation rate in c-Si absorber (N cSi ) can be calculated using Beer-Lambert's law (see Appendix B for details). The effect of N I T is accounted through the interface recombination velocity s b [see (1) and (2)]. In addition, the collection properties of the a-Si layer are modeled through the a-Si emission-diffusion velocity s f (see Appendixes A and B for details). Based on the process dependence of ΔE V , N cSi , and E f p described in Fig. 3 , we explore the corresponding process pressure dependence on the cell performance parameters, shown in Fig. 5(a)-(d) . The deposition temperature (T p ) is set to 200°C. The other process conditions are set to their baseline case, as mentioned in Fig. 3 . The effect of interface recombination is studied by varying s b (values of 1, 10, and 100 cm/s, arrows in Fig. 5(a), (c), and (d) indicate increasing s b ) . The value of s 0 used in the calculation of s f is assumed to 10 5 cm/s (see Appendixes A and B). The FF starts to drop-off rapidly for 400 mTorr < P P < 800 mTorr. This is due to increase in ΔE V , which affects J Pho , as reflected in S-type curve. In addition, at a given P p , the FF improves with smaller s b . J sc is affected by the film properties such as t i , t p , and k and improves for smaller values of t i , t p , and k [50] . Since t i (t p ) and k have opposite trends with P p [see Fig. 3(c) ], the resulting J sc does not vary considerably with P p . Furthermore, it is observed that s b has a little impact on J sc . As expected, V oc follows E f p − E V , as this quantity controls s f and thus J Diode [see (2) ]. In addition, V oc drops with increasing s b due to higher recombination losses.
Finally, η shows a "V" shape trend with P p and is relatively constant, so long s b is small.
Furthermore, we can also perform sensitivity studies on each process parameter (P p , T p , W, R g , t dep ) on the cell efficiency, η. Fig. 5(e) shows the tornedo plot for sensitivity analysis of process parameters: T p = 200
• C, P p = 900 mTorr, W = 110 mW · cm −2 , t depi = 20 s, R g = 0.02, while t depp is fixed at 25 s. A variation of 10% is considered for this sensitivity analysis. Hence, for the process model used here, we observe from Fig. 5(e) that W and T p have the greatest sensitivity toward the cell η, while the rest of the process parameters have less impact.
C. Discussion on Additional Process Parameters
There are several other factors that can cause significant variation in the cell performance, such as c-Si wafer quality, choice of TCO, etc., which were not included in the process-to-module modeling framework discussed in this paper. Here, we will discuss pathways to introduce these effects into the device modeling framework.
1) TCO Work Function:
The effect of TCO can be effectively captured in s f l/d as follows: i) Transport: The recombination velocity at the contact can depend on the type of TCO. Thus, this effect can be captured for specific TCO by calibrating the prefactor: s 0 . ii) Electrostatics: The work function of TCO can be captured by modifying the value of φ N . The exact relationship can depend on several factors such as doping in emitter and concentration of inversion charge at the a-Si/c-Si interface (which can introduce screening effect in c-Si bulk). Hence, this parameter requires calibration to experiments. One can use the C-V analysis described in [27] to estimate φ N for a series of devices with different TCO/contact work functions.
2) c-Si Wafer Quality: The properties of c-Si wafer can be captured through the mobility (μ) and lifetime (τ ). If this information is available from the feedstock, it is possible to incorporate these effects into the c-Si diffusion velocity
3) Interface Defects at the Front a-Si/c-Si Interface:
The connection between the i-layer deposition conditions and the effective lifetime (τ eff ) measured using the quasi-steady state photoconductive decay [51] can be used to estimate the interface recombination, for example, [52] . Using this effective lifetime, one can estimate the interface recombination velocity at the front and back interface as 
IV. MODULE PERFORMANCE
To improve the module performance, it is crucial to understand the impact of fabrication parameters on the module efficiency. Here, we will study the effect of process and shunt variation on the module performance. In order to study these effects, we will use a multistage modeling approach to model the module performance using the device compact model described in Section III.
A. Module Compact Model
The multistage modeling approach of the module compact model is presented in Fig. 6 . At the top stage, 8 × 11 cells (of size 131.5 mm × 131.5 mm each, ref. datasheet [53] ) are connected in series to form a full module. In the second stage, each cell is modeled with 70 × 15 subcells. The three busbars on each cell are located at third, eight, and 13th columns. To model the state-of-the-art modules, we assume the low yet practical values of resistances of the grid layers. The subcells are connected to each other and to the busbar through resistor elements to model the metal finger (with cross section of 120 μm × 65 μm) and busbar (with cross section of 1500 μm × 150 μm) resistances, with metal resistivity of 2 μΩcm (Silver resistivity is 1.6 μΩcm). In the last stage, each subcell is modeled using a compact model shown in Fig. 6(c) . The TCO sheet resistance (50 Ω/ ) is modeled as R Series in the device compact model.
The intrinsic components (J Pho and J Diode ) are obtained from the device model, as discussed in Section III-A. The grid shadow is accounted through the N cSi parameter in (1). The dead area is 7% [53] of the overall module area. The module model is simulated using HSpice simulation tool [54] . The device model for J Pho and J Diode is implemented using Verilog-A toolbox [55] .
B. Influence of Process/Shunt Variations
This multistage modeling of a module provides a unique opportunity to analyze both the microscopic features, such as the shunt variations within a cell, and macroscopic features, such as the cell-to-cell process parameter variations within a module. Here, we will study both these microscopic and macroscopic variations with the help of the process, device and module models developed in this study.
Since there is no specific studies on the statistics of shunt variation in SHJ cells, it is assumed to be log-normal, as observed for a wide range of technologies [46] . The shunt properties are allowed to vary from subcell to subcell within a cell and also across all the cells in the module with small values of G 1Sh−mean = 1 Scm −2 , G 2Sh−mean = 1×10 −2 Scm −2 V −1 to model the state-of-the-art modules.
Although it is assumed that the material parameters of the deposited a-Si films (E G , E f p , t i , t p , k) have a one-to-one equivalence with the average process parameters (P p , T p , W, R g , t dep ), this assertion is not always accurate. Often, the film properties are dictated by the local variation of process conditions within the plasma of the PECVD chamber. Thus, the quality of process control in a fabrication line is determined by the control on the film properties. To study the effect of cell-to-cell process variation, the process parameters (P p , T p , W , R g , t dep ) are assumed to vary around their mean values with a Gaussian distribution of variance σ. The process variations (σ) due to the local variations in T p = 200
• C ± σ, P p = 900 mTorr ± σ, W = 110 mW · cm −2 ± σ, t depi = 12 s ± σ, R g = 0.02 ± σ cause the variations in the deposited film properties, which, in turn, affect the cell and ultimately the module performance. In addition, s 0 = 10 5 cm/s, s b = 10 cm/s, and s D = 500 cm/s are assumed to be fixed. The subcell-to-subcell (cell-to-cell) shunt (process) parameters are varied from σ = 1% of the mean value (excellent process control) to σ = 15% of the mean value (very poor process control).
On introducing process variations (σ), the cell efficiencies follow the probability distribution functions (PDFs) (generated with 300 cells) shown in Fig. 7(a) . It indicates that for σ = 10%, the large variation in the process causes a significant variation in individual cell efficiency, which can impact the overall efficiency of the module, calculated in the next section. The variation in a-Si film properties that resulted from process variation used to generate Fig. 7(a) is presented in Fig. 11 .
C. Cell-to-Module Efficiency Gap (Δ)
The cell-to-module efficiency gap (Δ) (absolute loss) depends on several factors. In this study, we consider the impact of dead area, a-Si process variation, and shunt and series resistance losses.
The idealized module efficiency with the assumed process conditions is 22.6% (see Table I ). Once the dead area loss in included, the efficiency drops to 21.1%. The series and shunt resistances further reduce the efficiency to 20.3% (see Table I , σ = 0% case). We can now study the additional losses due to process variations.
As a baseline module, 88 cells are randomly chosen from each PDF in Fig. 7(a) to assemble the modules; the efficiency of thus-obtained modules is summarized in Table I . Fig. 7(c) shows the variation in the output power density (in W/m 2 ) of a module (with σ = 10%) at its operating point (V = 53 V). The process parameter variation occurs at the cell level and the microscopic shunt variation occurs at the subcell level. The figure indicates these variations. Furthermore, Fig. 7(b) shows the contribution to Δ for various values of σ. As expected, with increase in σ, the loss due to process variation becomes important. Around σ ∼ 12%, this loss starts to dominate over other losses. Binning or sorting are often used to reduce impact of processinduced cell-to-cell variation on module performance. This strategy maximizes the module efficiency that can be obtained from a batch of cells. We illustrate the effect of sorting on the module efficiency for each σ considered in Fig. 7(a) . For this analysis, we assume the yield to be 90% (i.e., bottom 10% of the cells are discarded). This yield assumption improves the module efficiency for large σ, but does not affect the modules with low σ. We sort the top 90% (270 cells) of the cells into three equal size bins containing 90 cells each, while ensuring that the cell-to-cell short-circuit current variation remains relatively small (< 1.5% relative) within each bin. Thus, bin-1 contains the best 90 cells, followed by bin-2 and bin-3. Modules are then assembled using cells randomly picked from within each bin. The output module efficiency for each σ is summarized in Table I . Fig. 7 (b) compares Δ of each module containing sorted cells versus randomly selected cells. As expected, sorting reduces Δ for the modules generated from bin-1 and bin-2, when compared with the module assembled through random selection of cells (baseline module) (especially at higher σ values). However, the module assembled using cells from bin-3 shows a significantly higher Δ compared with the baseline module. Extending this procedure to larger number of bins, we plot the effect of module efficiency on the number of bins for each σ in Fig. 8 . This information will be useful to manufacturers attempting to minimize the losses due to process variations and pricing of solar modules.
This analysis indicates the importance of strong process control in a large-scale industrial process line for fabrication of SHJ cells. Indeed, for the state-of-the-art commercial modules from Panasonic Inc., the typical cell efficiency is ∼ 22% [56] , while the overall module efficiency is 18.5% for the 88-cell configuration [53] and 19.4% for the 72-cell configuration [56] , indicating that Δ is ∼ 2.6% and ∼ 3.5%, respectively. This suggests a close-to-ideal process control for the 72-cell configuration. Similar performance characteristics were also observed for Meyer Burger modules [57] (see Fig. 12 for the comparison of Δ among various PV technologies.). Thus, the framework discussed in study can be useful to several other SHJ manufacturers attempting and quantify such losses in order to optimize their process flow and reduce Δ to ∼ 2%.
V. SUMMARY
An end-to-end modeling framework integrating the process, device, and module stages of the SHJ technology is presented. The framework provides a unique opportunity to analyze the process parameter sensitivities at the cell and the module level. First, we described an empirical process model developed to estimate some of the key PECVD deposited a-Si film properties. Next, a physics-based HJ compact model that captures the essential features of the a-Si/c-Si solar cell is described. Using a multistage module model, we simulate full 8 × 11 modules with several degrees of process and shunt variations. Using this framework, the cell-to-module efficiency gap, which is the key challenge to this technology, can be addressed. It is observed that the contribution to the cell-to-module efficiency gap from the a-Si process variation can be as high as that of the series resistance and dead area loss in state-of-the-art cells. We also study the benefits of cell sorting (to counter the effects of process-induced cell-to-cell variation) on the module efficiency. This modeling approach can be used in an industrial fabrication line to as an analysis/optimization tool.
APPENDIX A DERIVATION OF J Diode IN LOW-MOBILITY HETEROJUNCTIONS
The derivation of carrier transport under dark conditions for SHJ solar cells is more challenging compared with Anderson's model for HJ [58] . This is because, unlike in [58] , one of the materials (a-Si) has very low carrier mobility. Hence, the assumption that the Fermi-level in the a-Si layer being flat is no longer true [27] [see Fig. 9(a) ]. Thus, we need to rederive the current using the thermionic emission diffusion that was originally used for metal Schottky diode [45] with low-mobility semiconducting layer along with the Anderson's HJ theory [58] that was used for high-mobility HJs.
The diode current in HJ solar cells with an ohmic contact at the back is derived here. In the p/i a-Si regions, the electric field is not negligible; thus, we write the generalized current equation (J 1 ) in these regions. At the HJ, the current (J 2 ) is limited by the thermionc emission. Finally, in the quasi-neutral c-Si region, the current is due to the diffusion (J 3 ). These three currents shown in Fig. 9(a) can be written as Drift-Diffusion in aSi
where s R = 
Valence band tail states N t a i l = 10 1 9 cm
Donor-like defects N t 1 = 10 1 6 cm −3 
−9 s τ n 1 = 2 × 10 −9 s τ n 1 = 2 × 10 −9 s τ n 1 = 10 −9 s Contact properties Ohmic contacts, s f = 10 7 cm/s for both contacts a-Si/c-Si interface properties s in t f = 500 cm/s for both interfaces
is the position of the HJ interface; and x n is the depletion edge on the n-side. At equilibrium, J 1 = J 2 = J 3 = 0; hence, using J 2 = 0 at V = 0, we have
Now, we use (A2) and the fact that current is continuous along the device at any given bias, i.e., J 1 = J 2 = J 3 = J Diode and follow the mathematical manipulations given in [45] (which uses thermionic emission-diffusion theory) to arrive at the diode current as
where
is the diffusion velocity in the low mobility a-Si region. Here, −x p is the depletion edge on the p-side, t aSi = −x p , is the thickness of p-side depletion region (includes p/i regions of the device). For the compact model presented in this paper, the a-Si diffusion velocity (s D 1 ) and the thermionic emission velocity (s ems ) in (A2) are combined into single parameter: emissiondiffusion velocity (
, and s 0 is the effective diffusion velocity in a-Si layer which incorporates the effect of finite a-Si mobility and front interface recombination. Finally, we have Fig. 9(b) ]. Here, we redefine the origin at the c-Si depletion edge for the sake of mathematical simplicity, i.e., x = x n = 0. Assuming that the generation rate in the quasineutral base is given by G cSi = G cSi0 e −αx per unit volume, where α −1 is the effective absorption thickness of c-Si, we can write the diffusion equation for the photocarriers (p photo ) in the c-Si bulk as
We use the following boundary conditions:
is the emission-diffusion velocity as described in Appendix A, and φ N l = φ N l (V = 0) − β l V . To incorporate the effect of front surface recombination velocity (s f I T ), we subtract s f lT from s f l . Next,
We can solve (B1) as
and the flux is given by
Using (B2), we have
Using (B3), we have
Solving for C 1 and
, we have
Solving for J photo (x = 0), we have
Assuming αW c 1, we can write
which is the total photocurrent that flows towards the front contact. If we define N abs as the rate of carriers generated per unit 
APPENDIX C DEVICE COMPACT MODEL BENCHMARK WITH NUMERICAL SIMULATION The ADEPT 2.1 numerical simulator [49] is used to benchmark the device compact model. The simulator uses the frozen potential approach [44] , which can accurately calculate the J Pho of the device. The device parameters for the numerical simulation are listed in Table II Fig. 10(b) ]. This is due to nontrivial dependence of a-Si/c-Si inversion charge on the applied bias and illumination. However, for the purpose of the compact model, β l (V ≈ 0.2 V) = 0.52 observed at the onset of the S-shape [46] , [53] , [60] indicate the cell-to-module efficiency gap of a range of technologies. Note that the efficiencies presented here are representative of these technologies and vary slightly from one manufacturer to another. listed in Table III . Further, for the compact, the value of s 0 is set to 10 5 cm/s, qN cSi is set to 38.8 mAcm −2 . A close fit between the compact model and the numerical simulation thus obtained is presented in Fig. 10 (c) and (d).
